
CHANNEL INTERFACE FOR COMMUNICATIONS BET INVENTORS NAME: Brian R. Meors et al. DOCKET NO.: 884.481US1

1/15




DEVICES


N9951UZ4 "U9E1O1

DEVICES


2/15




OSSETURA . OSETOT



D9961024.092101



DOSTORK. DORICH



DYSETORY DYRICH

DEVICES

412

TOLZEP" 42DI966D

		CHANNEL STATUS REGISTER BIT LAYOUT AND DEFINITIONS				
	BITS	ACCESS	NAME	DESCRIPTION		
	31:26	N/A	RESERVED	RESERVED		
602-	25	READ	RxEOM	RECEIVE CHANNEL RECIEVED EOM • 0=CHANNEL DID NOT RECIEVE EOM • 1=CHANNEL RECIEVED EOM		
604-	24	READ	RxWAIT	RECEIVE CHANNEL IN WAIT STATE • 0=CHANNEL NOT IN WAIT STATE • 1=CHANNEL IN WAIT STATE		
-909	23	READ	RxEMPTY	RECEIVE FIFO EMPTY • 0=NOT EMPTY • 1=EMPTY		
-809	22	READ	RxFULL	RECEIVE FIFO FULL • 0=NOT FULL • 1=FULL		
610	21:16	READ	RxFULLNESS	FULLNESS OF RECEIVE FIFO O00000=FIFO IS EITHER FULL OR EMPTY (SEE RXFULL AND RXEMPTY BITS) NONZERO=NUMBER OF BYTES OF DATA IN RECEIVE FIFO		
	15:9	N/A	RESERVED	RESERVED		
604~	8	READ	TxWAIT	TRANSMIT CHANNEL IN WAIT STATE • 0=CHANNEL NOT IN WAIT STATE • 1=CHANNEL IN WAIT STATE		
606-	7	READ	TxEMPTY	TRANSMIT FIFO EMPTY • 0=NOT EMPTY • 1=EMPTY		
608-	6	READ	TxFULL	TRANSMIT FIFO FULL • 0=NOT FULL • 1=FULL		
610-	5:0	READ	TxFULLNESS	FULLNESS OF TRANSMIT FIFO • 000000=FIFO IS EITHER FULL OR EMPTY (SEE TxFULL AND TxEMPTY BITS) • NONZERO=NUMBER OF BYTES OF DATA IN TRANSMIT FIFO		

CHANNEL INTERFACE FOR COMMUNICATIONS BET INVENTORS NAME: Brian R. Mears et al. DOCKET NO.: 884.481US1

7/15

DEVICES

412-	CHANNEL CONFIGURATION REGISTER BIT LAYOUT AND DEFINITIONS					
118	BITS ACCESS NAME DESCRIPTION					
ŀ	31:26	N/A	RESERVED	RESERVED		
702-	25:24	READ/WRITE	EOCSERVICE	EARLY EOC SERVICE SELECT • 00=NONE • 01=INTERRUPT • 1x=RESERVED		
704	23:21	READ/WRITE	RxSERVICE	RECEIVE FIFO SERVICE SELECT • 000=NONE • 001=DMA • 010=INTERRUPT • 011=RESERVED • 1XX=RESERVED		
706-	20:19	READ/WRITE	RxTHRESH- LEVEL	RECEIVE FIFO SERVICE THRESHOLD • 00=4 BYTES • 01=8 BYTES • 10=16 BYTES • 11=32 BYTES		
-80r	18	READ/WRITE	RxDFC ENABLE	DIRECT FLOW CONTROL ENABLE • 0=DISABLED • 1=ENABLED		
710-	17	READ/WRITE	RxMFC ENABLE	MESSAGE FLOW CONTROL ENABLE • 0=DISABLED • 1=ENABLED		
712-	16	READ/WRITE	RxENABLE	RECEIVE FIFO CHANNEL ENABLE • 0=CHANNEL DISABLED • 1=CHANNEL ENABLED		
Ī	15:11	READ/WRITE	RESERVED	RESERVED		
	10:8	READ/WRITE	TxBLOCK	TRANSMIT BLOCK SIZE OUD=4 BYTES OUT=8 BYTES OUT=16 BYTES OUT=32 BYTES TXX=RESERVED		
704~	7:5	READ/WRITE	TxSERVICE	TRANSMIT FIFO SERVICE SELECT • 000=NONE • 001=DMA • 010=INTERRUPT • 011=RESERVED • 1XX=RESERVED		
706-	4:3	READ/WRITE	TxTHRESH- LEVEL	TRANSMIT FIFO SERVICE THRESHOLD • 00=4 BYTES • 01=8 BYTES • 10=16 BYTES • 11=32 BYTES		
-80r	. 2	READ/WRITE	TxDFCENABLE	• 1=ENABLED		
310-	1	READ/WRITE	TxMFCENABLE	• 1=ENABLED		
J15-	0	READ/WRITE	Txenable	TRANSMIT FIFO CHANNEL ENABLE • 0=CHANNEL DISABLED • 1=CHANNEL ENABLED		

D99610e4.U9e101

LISSEILEW GGEIGI


DEVICES

8/15


-512

	/				
INTERFACE INTERUPT IDENTIFICATION REGISTER					
BITS	ACCESS	NAME	DESCRIPTION		
31:24	N/A	RESERVED	RESERVED		
23:17	READ/WRITE 1 TO CLEAR	TX_INTx	TRANSMIT FIFO INTERRUPT FOR CHANNEL x		
16	N/A	RESERVED	RESERVED		
15:9	READ/WRITE 1 TO CLEAR	EOC_INTx	EOC INTERRUPT FOR CHANNEL x		
8	N/A	RESERVED	RESERVED		
7:1	READ/WRITE 1 TO CLEAR	RX_INTx	RECEIVE FIFO INTERRUPT FOR CHANNEL x		
0	READ/WRITE 1 TO CLEAR	VGPIO_INT	VGPIO INTERRUPT - SEE BBVGED REGISTER FOR WHICH VGPIO PIN		


Fig.8



10/15



USUS TOEK LOSEIDI



DOOBTOR4.OSETOR


DEVICES

J	
П	
	:
Ħ	
T	
n.	
H	
	,

CHANNEL NUMBER	DESCRIPTION
0	NULL CHANNEL TO SIGNAL EOM
1	DATA CHANNEL 1
2	DATA CHANNEL 2
3	DATA CHANNEL 3
4	DATA CHANNEL 4
5	DATA CHANNEL 5
6	DATA CHANNEL 6
7	DATA CHANNEL 7
8	RESERVED
9	RESERVED
10 (A)	RESERVED
11 (B)	EMPTY CHANNEL
12 (C)	WAKE UP CHANNEL
13 (D)	VITTUAL GPIO CHANNEL
14 (E)	STOP MESSAGE CHANNEL
15 (F)	START MESSAGE CHANNEL

Fig.12









Fig.14

TITLE: MI CHANNEL INTERFACE FOR COMMUNICATIONS BET DEVICES INVENTORS NAME: Brian R. Mears et al. DOCKET NO.: 884.481US1



LANDILINA.

DEVICES




Fig.16